TIZIANO DE MATTEIS

On the development of distributed applications with Intel FPGA SDK for OpenCL

JOHANNES DE FINE LICHT, , JAKUB BERÁNEK, TAL BEN-NUN, TORSTEN HOEFLER AND OTHER AT SPCL, ETH







Reconfigurable Hardware is a viable option to overcome architectural von-Neumann bottleneck

Modern high performance **FPGAs** and **High-Level Synthesis** (HLS) tools are attractive for HPC



However, they are rarely considered in HPC: low productivity, lacks of re-usable components, very few real use cases



Our contributions to the FPGA-HPC community

Programming Model

To provide **performance portability** in Heter. Architectures (not only FPGA!)



Libraries/Tools

To increase HPC programming **productivity**



Applications

To show the potentials of reconfigurable hardware in **real applications**



DaCeML

Streaming Messages – A Distributed Memory Programming Model for FPGAs

Traditional, buffered messages (MPI) are replaced with pipeline-friendly transient channels

```
Channel channel(N, my_rank + 2, 0); // Dynamic target
#pragma pipeline
for (int i = 0; i < N; i++)
    channel.Push(compute(data[i]));</pre>
```



Combines the best of hardware programming and message passing:

- Channels are transiently established, as ranks are specified dynamically
- Data is pushed to the channel during processing in a pipelined fashion

Key facts:

- Each channel is identified by a *port*, used to implements an hardware streaming interface
- All channels can operate in parallel
- Ranks can be programmed either in a SPMD or MPMD fashion
- No need to rebuild bitstreams if the topology (or number of ranks) changes



Reference Implementation

We implemented a proof-of-concept HLS-based implementation, targeting Intel FPGA (<u>github.com/spcl/smi</u>)



SMI implementation organized in two main components

Port numbers declared in **Open_channel** primitives are used to lay down the hardware

Messages packaged in network packets, forwarded using packet switching on dedicated intra-FPGA connections

DST (1B) SRC (1B) PRT (1B) OP (3b) NE (5b)	Payload (28B)
+	32 Bytes

Reference implementation – Intel FPGA SDK for OpenCL

Each FPGA net. connection is managed by a pair of **Communication Kernels (CK)**

Each CK has a dynamically loaded routing table that is used to forward data accordingly

If the network topology or number of rank change, we just need to rebuild the routing tables, <u>not</u> the entire bitstream

We had to deal with two types of *channels* (FIFO buffers)

- On-chip channels: the ones from/to applications and between Comm. Kernels channel long chan;
- I/O channels: network communications mapped to physical interface channel SMI_Network_message __attribute__((io("kernel_output_ch0")));





Implementation

Testbed: Nallatech 520N boards (Stratix 10), each with 4x 40Gbit/s QSFP, offered as 8 I/O channels



Possibility to use different topologies and different number of ranks, by reconfiguring optical connections and by changing SMI routing

We needed a way to efficiently debug/emulating/running this, using different combinations of topologies, number of ranks, ...



Emulation

The Intel FPGA SDK for OpenCL offers a convenient way of emulating I/O channels, by means of files:

- an I/O input channel is emulated by reading from a file,
- and, and I/O output channel is emulated by writing to a file.

But we need to write a lot of code to evaluate even a single configuration:







Provide States

Our approach:









Development Workflow







- 1. The Code Generator parses the user devices code and creates the SMI communication logic
- 2. The generated and user codes are synthesized. For SPMD program, only one instance of the bitstream is generated
- 3. A Routes Generator creates the routing tables (user can change the routes w/o recompiling the bitstream)
- 4. The user host program takes routing table and bitstream, and uses generated host header to start all SMI components

Code-generation for Emulation – Device Code

<pre>#include <smi.h> kernel void App(int N, int root, SMI_Comm SMI_BChannel chan = SMI_Open_bcast_channel int my_rank = SMI_Comm_rank(comm);</smi.h></pre>	A:0 - B:0 A:1 - C:1 B:1 - C:2 (N, SMI_FLOAT, 0, Topology
<pre>#pragma pipeline // Pipelined loop for (int i = 0; i < N; i++) { int data; if (my_rank == root) data = /* create or load interesting d SMI_Bcast(&chan, &data); //do something useful with data }</pre>	<pre>#include "smi/network_message.h" // maximum number of ranks in the cluster #define MAX_RANKS 8 // // QSFP channels #if SMI_EMULATION_RANK == 0 channel SMI_Network_message io_out_0attribute((io("emulated_channel_r0c0_r6c1"))); channel SMI_Network_message io_out_1attribute((io("emulated_channel_r0c1_r2c0"))); channel SMI_Network_message io_out_2attribute((io("emulated_channel_r0c2_r1c3"))); channel SMI_Network_message io_out_2attribute((io("emulated_channel_r0c3_r1c2"))); channel SMI_Network_message io_out_3attribute((io("emulated_channel_r0c3_r1c2"))); channel SMI_Network_message io_in_3attribute((io("emulated_channel_r1c3_r0c2"))); channel SMI_Network_message io_in_3attribute((io("emulated_channel_r1c2_r0c3"))); channel SMI_Network_message io_out_3attribute((io("emulated_channel_r1c2_r0c3"))); channel SMI_Network_message io_out_3attribute((io("emulated_channel_r1c2_r0c3"))); channel SMI_Network_message io_out_3attribute((io("emulated_channel_r1c2_r0c3"))); channel SMI_Network_message io_in_3attribute((io("emulated_channel_r1c2_r0c3"))); channel SMI_Network_message io_out_3attribute((io("emulated_channel_r1c2_r0c3"))); channel SMI_Network_message io_out_3attribute((io("emulated_channel_r1c2_r0c3"))); channel SMI_Network_message io_out_3attribute((io("emulated_channel_r1c2_r0c3"))); channel SMI_Network_message io_out_3attribute((io("emulated_channel_r1c0_r7c1"))); channel SMI_Network_message io_out_3attribute((io("emulated_channel_r1c0_r7c1"))); channel SMI_Network_message io_in_3attribute((io("emulated_channel_r1c0_r7c1"))); channel SMI_Network_message io_in_Aattribute((io("emulated_channel_r1c0_r7c1"))); channel SMI_Network_message io_in_Aattribute((io("emulated_channel_r1c0_r7c1"))); channel SMI_Network_message io_in_Aattribute(io("emulated_channel_r1c0_r7c1"))); channel SMI_Network_message io_in_Aattribute(io("emulated_channel_r1c0_r7c1"))); channel SMI_Network_message io_in_Aattribute_Network_m</pre>

Code-generation for Emulation – Host Code



The second Parts

Then, what is left to do is to execute the application using the MPI Launcher:

\$ env CL_CONTEXT_EMULATOR_DEVICE_INTELFPGA=8 mpirun -np 8 ./app_host emulator

(and keep your finger crossed)



Stencilflow

We apply the same solution also in Stencilflow, where all of this is further automated an abstracted-away

Alter Andrews Street



J. de Fine Licht, A. Kuster, T. De Matteis, T. Ben-Nun, D.Hofer, T. Hoefler. StencilFlow: Mapping Large Stencil Programs to Distributed Spatial Computing Systems. CGO 2021.



Stencilflow

We apply the same solution also in Stencilflow, where all of this is further automated an abstracted-away





Wrap-up

Code generation and build systems reduce developing time, and emulation is useful, but it is not panacea

Provide States

If a (distributed) program emulates correctly, it does not mean that it will work in hardware:

- It may be not helpful to understand if there is a deadlock (because of its threaded execution model)
- The buffer depth is not the same of generated hardware
- It does not take into account the order of channel operations as implemented in the generated hardware
- It could take *forever*



Wrap-up

Emulation ≠ **Debugging**

Therefore we advocate for better development tools, that could ease programmers life:

- Precise emulation/simulation
- Full debugger
- The ability to inspect the status of (I/O) FIFO buffers
- Better reporting on the generated hardware

We believe that these are necessary tools for HPC codes to start productively targeting reconfigurable (distributed) platforms

Thank You



github.com/spcl/smi github.com/spcl/dace github.com/spcl/stencilflow github.com/definelicht/hlslib

spcl.inf.ethz.ch @spcl_eth ETH ZÜLİCH